## Homework 11

1. A. Add Hamming parity bits to the value 204, assuming it is stored in unsigned format using 8 bits. (1100011010100)
B. Describe the data-recovery process and the exact value recovered if bit 3 is somehow flipped. Do the same if bit 9 is flipped, and if both 3 and 9 are flipped simultaneously. (recovered to 204; recoverd to 204; unrecoverable)
2. For each of the following sets of 8 data bits interleaved with 5 parity bits using the Hamming system, is the value valid, or was there an error? If the original unsigned number is recoverable, what is it? If not, why isn't it?
A. $1101 \underline{011101110}$ (error; 255)
B. 1000100011110 (valid; 129)
c. $10000011 \underline{1110}$ (error; unrecoverable)
3. Answer the questions for each MIPS processor in this table, whose stages have the latencies shown.

|  | IF | ID | EX | MEM | WB |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P1 | 300 ps | 400 ps | 350 ps | 500 ps | 100 ps |
| P2 | 200 ps | 150 ps | 120 ps | 190 ps | 140 ps |

A. How long will a clock cycle be, in both a pipelined and nonpipelined system? ( $500 \mathrm{ps}, 1650 \mathrm{ps}$; 200 ps, 800 ps)
B. What will the total latency of a lw instruction be, in both a pipelined and nonpipelined system? (2500 ps, $1650 \mathrm{ps} ; 1000 \mathrm{ps}, 800 \mathrm{ps}$ )
c. If one could split any single stage into two new stages (each with half the latency) which stage should be split and what would the new period of the processor be, assuming a pipelined system? What would the total latency of lw be? (MEM, 400 ps , 2400 ps ; IF, $190 \mathrm{ps}, 1140 \mathrm{ps}$ )
4. For the following questions, consider the MIPS code on the right. Assume that each of these instructions is divided into five stages (IF, ID, EX, MEM, and WB), and that each stage takes exactly one cycle to complete.
A. How many cycles will it take to execute this code, assuming

```
1w $t1, 0($s0)
lw $t2, 4($s0)
add $t3, $t1, $t2
sw $t3, 0($s0)
sub $t4, $s4, $t3
lw $t5, 0($s1)
``` that the system is not pipelined? (30 cycles)
\begin{tabular}{|ll|}
\hline lw & \(\$ \mathrm{t} 1,0(\$ \mathrm{~s} 0)\) \\
lw & \(\$ \mathrm{t} 2,4(\$ \mathrm{~s} 0)\) \\
add & \(\$ \mathrm{t} 3, \$ \mathrm{t} 1, \$ \mathrm{t} 2\) \\
sw & \(\$ \mathrm{t} 3,0(\$ \mathrm{~s} 0)\) \\
sub & \(\$ \mathrm{t} 4, \$ \mathrm{~s} 4, \$ \mathrm{t} 3\) \\
lw & \(\$ \mathrm{t} 5,0(\$ \mathrm{~s} 1)\) \\
\hline
\end{tabular}
B. How many cycles will it take, assuming that the system is pipelined, but cannot support forwarding? (14 cycles)
c. How many cycles will it take, assuming that the system is pipelined, and allows forwarding? (11 cycles)
D. How many cycles will it take, assuming that the system is pipelined, allows forwarding, and a good compiler has optimized this code (reordering instructions)? (10 cycles)```

